Presenting The REDESIGN System

Intro ] 01-slide ] 02-slide ]
03-slide ] 04-slide ] 05-slide ]
06-slide ] 07-slide ] 08-slide ]
09-slide ] [ 10-slide-text ] 10-slide ]
11-slide ] 12-slide ]

Up: Presentations ]

Design Data Structure Example

				 _______________
				|		|
	       Characters-------|		|
				|  Character	|
	    Slice-Indices-------|  Generator	|-------Character Slices
				|  Module	|
	   Timing Signals-------|		|
				|_______________|
					|
				Use	|
				ROM	|	Conflict
					o------------------------
					|			|
				 _______V_______	 _______V_______
			     ---|		|	|		|
				|      ROM	|-------|   Subgoal:	|
			     ---|_______________|	|   Parallel	|----
					|		|   To Serial	|
			  Conflict	|		|_______________|
			----------------o			|
			|		|			|
			|		| Use			|
		 _______V_______	| 6574			| Use
		|		|	|			| Shift
		| Subgoal:	|	|			| Register
	     ---| Hold		|---	|			| 74166
		| Character	|	|			|
		|_______________|	|			|
			|		|			|
			|Use Latch	|			|
			|74175		|			|
	Characters	|		|			|
		 _______V___	 _______V_______	 _______V_______
	     ---|	    |	|		|	|		|
		| Latch	    |---|    ROM 6574	|-------|   Shift	|   Character
		| 74175	    |	|_______________|	|   Register	|---- Slices
		|___________|		|		|   74166	|
					|		|		|
					|		|_______________|
		Slice Indices	---------
 

by: Keith A. Pray
Last Modified: August 14, 2004 6:15 PM
© 2004 - 1975 Keith A. Pray.
All rights reserved.